
TFT DISPLAY SPECIFICATION





曜 凌 光 電 股 份 有 限 公 司 Raystar Optronics, Inc.

42881台中市大雅區科雅路25號5樓 5F, No. 25, Keya Road, Daya Dist., Taichung City 42881, Taiwan T:+886-4-2565-0761 | F:+886-4-2565-0760 sales@raystar-optronics.com | www.raystar-optronics.com

RFF50AF-EYH-DSG

SPECIFICATION

CUSTOMER:

APPROVED BY
PCB VERSION
DATE

FOR CUSTOMER USE ONLY

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY

Release DATE:

TFT Display Inspection Specification: https://www.raystar-optronics.com/download/products.htm
Precaution in use of TFT module: https://www.raystar-optronics.com/download/declaration.htm



Revision History

VERSION	DATE	REVISED PAGE NO.	Note
0	2022/01/24		First issue
Α	2022/03/28		Modify Static electricity test
В	2022/04/18		Modify Contour
С	2022/06/16		Drawing Add CON8



Contents

- 1. Module Classification Information
- 2.Summary
- 3. General Specifications
- 4.Interface
- 5. Contour Drawing
- 6.Block Diagram
- 7. Absolute Maximum Ratings
- 8. Electrical Characteristics
- 9.AC Characteristics
- 10. Timing Characteristics
- 11. Optical Characteristics
- 12.Reliability
- 13. Touch Panel Information
- 14.Initial Code For Reference
- 15.Other



1.Module Classification Information

R	F	F	50	AF	-	Е	Y	Н	-	D	S	G
1	2	3	4	5	-	6	7	8	•	9	10	11

Item	Description								
1	R : Raystar Optronics Inc.								
2	Display Type:F→TFT Type, J→ Custom TFT								
3		:800x480 G:640x480 H:1024x600 I:32							
		320			80x12		T:800x320	0.400000	
4	Display Size: 5	5.0" TFT	-						
5	Version Code.							7	
6	Model Type: A: TFT LCD E: TFT+FR+CONTROL BOARD J: TFT+FR+A/D BOARD N: TFT+FR+A/D BOARD+CONTROL BOARD S: TFT+FR+POWER BOARD (DC TO DC) 1: TFT+CONTROL BOARD								
7	Polarizer Type, Temperature range, View direction	Polarizer Type, Temperature range, Type, Temperature Type,							
8	Backlight	W : L	ansmissive ED, White CFL, White	, I	· ·), High Light	White	
9	Driver Method	D: Dig	jital A: A	Analog	L : L'	VDS	M:MIPI		
10	Interface	N : without control board A : 8Bit B : 16Bit S:SPI Interface R: RS232 U:USB I: I2C							
11	TS	C : ca	ithout TS apacitive tou apacitive tou	ıch pane	l cap	aciti	ouch panel ve touch pan	el (G-F-F)	



2.Summary

BT815/6 with EVE (Embedded Video Engine) technology simplifies the system architecture for advanced human machine interfaces (HMIs) by providing support for display, audio, and touch as well as an object oriented architecture approach that extends from display creation to the rendering of the graphics.



3.General Specifications

■ Size: 5.0 inch

■ Dot Matrix: 800× 3(RGB) × 480 dots

Module dimension: 138.7 (W) x 75.8 (H) x 13.0(D)(MAX) mm

Active area: 108(W) ×64.8 (H) mm

■ Pixel pitch: 0.135(W) ×0.135(H) mm

■ LCD type: TFT, Normally Black, Transmissive

View Direction: 80/80/80/80

Aspect Ratio: 5:3

■ Backlight Type: LED,Normally White

TFT Controller IC: BT815Q

■ TFT Interface: SPI/QSPI

CTP IC: ILI2130 or Equivalent

CTP Interface: I2C

CTP FW Version: 0x07.0x00.0x00.0x00.0xA1.0x25.0x50.0x00

■ CTP Resolution: 16384*16384

■ With /Without TP: With CTP

Surface: Glare

^{*}Color tone slight changed by temperature and driving voltage



4.Interface

4.1. LCM PIN Definition (CON 5/CON 8)

Pin	Symbol	I/O	Function
1	VDD	Р	3.3V power supply input
2	GND	Р	Ground
3	SCK	I	SPI clock input
4	MISO	0	SPI Single mode: SPI MISO output SPI Dual/Quad mode: SPI data line 1
5	MOSI	I	SPI Single mode: SPI MOSI input SPI Dual/Quad mode: SPI data line 0
6	CS	I	SPI slave select input
7	INT	OD/O	Interrupt to host, open drain output(default) or push-pull output, active low
8	PD_N	Ι	Chip power down mode control input, active low. Connect to MCU GPIO for power management or hardware reset function
9	GPIO2	I/O	General purpose IO 2
10	GPIO3	I/O	General purpose IO 3
11	IO2	I/O	SPI Single/Dual mode: General purpose IO 0 SPI Quad mode: SPI data line 2
12	IO3	I/O	SPI Single/Dual mode: General purpose IO 1 SPI Quad mode: SPI data line 3
13	CSCL	1	Connect to I2C SCL pin of the CTP(ILI2130)
14	CSDA	I/O	Connect to I2C SDA pin of the CTP(ILI2130)
15	CRST	1	Connect to reset pin of the CTP(ILI2130)
16	CINT	0	Connect to interrupt pin of the CTP(ILI2130)
17	VLED	P	5V power supply input
18	VLED	Р	5V power supply input
19	GND	Р	Ground
20	GND	Р	Ground



4.2. QSPI Interface

The QSPI slave interface operates up to 30MHz. Only SPI mode 0 is supported. The QSPI can be configured as a SPI slave in SINGLE, DUAL or QUAD channel modes. By default the SPI slave operates in the SINGLE channel mode with MOSI as input from the master and MISO as output to the master. DUAL and QUAD channel modes can be configured through the SPI slave itself. To change the channel modes, write to register REG_SPI_WIDTH. The table below depicts the setting.

REG_SPI_WIDTH[1;0]	Channel Mode	Data pins	Max bus speed	
00	SINGLE – default mode	MISO, MOSI	30 MHz	
01	DUAL	MOSI, MISO	30 MHz	
10	QUAD	MOSI, MISO, IO2, IO3	30 MHz	
11	Reserved	-	-	

Table 1 QSPI Channel Selection

With DUAL/QUAD channel modes, the SPI data ports are now unidirectional. In these modes, each SPI transaction (signified by CS going active low) will begin with the data ports set as inputs.

Hence, for writing to the BT815/6, the protocol will operate as in FT800, with "WR-Command/Addr2, Addr1, Addr0, DataX, DataY, DataZ …" The write operation is considered complete when CS goes inactive high.

For reading from the BT815/6, the protocol will still operate as in FT800, with "RD-Command/Addr2, Addr1, Addr0, Dummy-Byte, DataX, DataY, DataZ". However as the data ports are now unidirectional, a change of port direction will occur before DataX is clocked out of the BT815/6. Therefore it is important that the firmware controlling the SPI master changes the SPI master data port direction to "input" after transmitting Addr0. The BT815/6 will not change the port direction till it starts to clock out DataX. Hence, the Dummy-Byte cycles will be used as a change-over period when neither the SPI master nor slave will be driving the bus; the data paths thus must have pull-ups/pull-downs. The SPI slave from the BT815/6 will reset all its data ports' direction to input once CS goes inactive high (i.e. at the end of the current SPI master transaction).

The diagram depicts the behaviour of both the SPI master and slave in the master read case.




Figure 1 SPI Master and Slave in the Master Read Case



In the DUAL channel mode, MISO (MSB) and MOSI are used while in the QUAD channel mode. IO3 (MSB), IO2, MISO and MOSI are used.

Figure 2 illustrates a direct connection to a 1.8-3.3V IO MPU/MCU with single or dual SPI interface.

Figure 3 illustrates a direct connection to a 1.8-3.3V IO MPU/MCU with Quad SPI interface.




Figure 2 Single/Dual SPI Interface connection





Figure 3 Quad SPI Interface connection




5.Contour Drawing





6.Block Diagram





7. Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	
Storage Temperature	TST	-30	_	+80	

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. □60□, 90% RH MAX. Temp. >60□, Absolute humidity shall be less than 90% RH at 60□



8. Electrical Characteristics

8.1. Operating conditions:

Item	Symbol	Condition	Min	Тур	Max	Unit	Remark
Supply Voltage For VDD	VDD	_	3.1	3.3	3.5	V	
Supply Current For VDD	IDD	VDD=3.3V	_	147	220	mA	Note1,2
Supply Voltage For VLED	VLED	_	4.5	5	5.5	V	
Supply Current For VLED	ILED	VLED=+5V	_	334	500	mA	Note1

Note 1 : This(Typ) value is test for VDD=3.3V ,VLED=+5V , Ta=25 °C only

Note 2: VDD Power consumption is include CTP driver system

8.2. Backlight PWM conditions

Parameter	Min.	Тур.	Max.	Unit	Remark
PWM Control Duty Ratio	0	-	100	%	Note 4,5,6
PWM Control Frequency	250		10K	Hz	
LED Life Time	-	50,000	-	Hr	Note 1,2,3

Note 1 : Ta = 25 °C

Note 2: Brightness to be decreased to 50% of the initial value

Note 3: The single LED lamp case


Note 4: Turn ON the backlight when PWM =Low, Turn OFF when PWM =High

Note 5: PWM Low Active Control from lowest brightness to highest brightness

Note 6 : Backlight PWM signal is internally connected to BT815/6 backlight control pin, This pin is controlled by BT815/6 registers

Note 7: The backlight dimming control pin (BACKLIGHT) is a pulse width modulated (PWM) signal controlled by two registers: REG_PWM_HZ and REG_PWM_DUTY. REG_PWM_HZ specifies the PWM output frequency, the range is 250-10000 Hz. REG_PWM_DUTY specifies the duty cycle; the range is 0-128. A value of 0 means that the PWM is completely off and 128 means completely on.

The BACKLIGHT pin will output low when the DISP pin is not enabled (i.e. logic 0).





8.3. SPI / CTP Operating conditions

Davamatak	Symbol	Rating				Condition	
Parameter	Symbol	Min	Тур	Max	Unit	Condition	
Low level input voltage	VIL	0	-	0.3VDD	V	VDD=3.3V	
High level input voltage	VIH	0.7VDD	-	VDD	V		



9.AC Characteristics

9.1. SPI Interface Timing(SPI MODE 0 Only)




Figure 1 SPI Interface Timing

rigure i Sri interiace rinning									
		VDD=3	.3V						
Parameter	Description	Min	Max	Units					
Tsclk	SPI clock period (SINGLE/DUAL mode)	33.3		ns					
Tsclk	SPI clock period (QUAD mode)	33.3		ns					
Tsclkl	SPI clock low duration	13		ns					
Tsclkh	SPI clock high duration	13		ns					
Tsac	SPI access time	3		ns					
Tisu	Input Setup	3		ns					
Tih	Input Hold	0		ns					
Tzo	Output enable delay		11	ns					
Toz	Output disable delay		10	ns					
Tod	Output data delay		11	ns					
Tcsnh	CSN hold time	0		ns					

Table 1 SPI Interface Timing Specifications

For more information about BT815/6 controller please go to official BT81x website. https://brtchip.com/bt81x



9.2. Internal Regulator and POR(Power-On-Reset)

The internal regulator will generate a Power-On-Reset (POR) pulse when the output voltage rises above the POR threshold. The POR will reset all the core digital circuits; It is possible to use the PD_N pin as an asynchronous hardware reset input. Drive PD_N low for at least 5ms and then drive it high will reset the BT815/6 chip.

9.3. Power Modes

When the supply to VDD is applied, the internal regulator is powered by VDD. An internal POR pulse will be generated during the regulator power up until it is stable. After the initial power up, the BT815/6 will stay in the SLEEP state. When needed, the host can set the BT815/6 to the ACTIVE state by performing a SPI ACTIVE command. The graphics engine, and the touch engine are only functional in the ACTIVE state. To save power the host can send a command to put the BT815/6 into any of the low power modes: STANDBY, SLEEP and POWERDOWN. In addition, the host is allowed to put the BT815/6 in POWERDOWN mode by driving the PD_N pin to low, regardless of what state it is currently in. Refer to Figure 2 for the power state transitions.




Figure 2 Power State Transition




10.Timing Characteristics

10.1. RGB mode

RGB MODE SELECTION	DCLK	HSYNC	VSYNC	DE
SYNC-DE Mode	Input	Input	Input	Input
SYNC Mode	Input	Input	Input	GND
DE Mode	Input	GND	GND	Input


10.2. System bus timing for RGB interface

1. SYNC Mode






2. SYNC-DE Mode









10.3. Parallel 24-bit RGB input timing tableParallel 24-bit RGB input Timing (VDD=3.3V, AGND=0V, Ta=25 °C)

Parallel 24-bit RGB Interface Timing Table							
	Item	Symbol Min. Typ. Max.		Unit	Remark		
DCLK	(Frequency	Fclk	23	25	27	MHz	
	Period Time	Th	808	816	896	DCLK	
	Display Period	Thdisp	800			DCLK	
HSYNC	Back Porch	Thbp	4	8	48	DCLK	
	Front Porch	Thfp	4	8	48	DCLK	
	Pulse Width	Thw	2	4	8	DCLK	
	Period Time	Tv	492	496	504	HSYNC	
	Display Period	Tvdisp		480		HSYNC	
VSYNC	Back Porch	Tvbp	6	8	12	HSYNC	
	Front Porch	Tvfp	6	8	12	HSYNC	
	Pulse Width	Tvw	2	4	8	HSYNC	



11.Optical Characteristics

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response ti	me	Tr+Tf	Tr+Tf θ=0° \ Φ=0°		30	40	.ms	Note 3
Contrast ra	tio	CR	At optimized viewing angle	800	1000	-	-	Note 4
Color	White	Wx	θ=0° \ Φ=0	0.27	0.32	0.37		Note 2,6,7
Chromaticity	VVIIILE	Wy	υ-υ • Ψ-υ	0.295	0.345	0.395		.,5,5
	Hor.	ΘR		70	80	-	41	
Viouing angle	HOI.	ΘL	CR≧10	70	80	- ^	Dog	Note 1
Viewing angle	Ver.	ΦТ	CIX≦ IU	70	80	7-	Deg.	Note i
	ver.	ФВ		70	80	-	Y	
Brightnes	S	-	-	650	750		cd/m ²	Center of display
Uniformity	У	(U)	-	75		-	%	Note5

Ta=25±2°C

Note 1: Definition of viewing angle range




Fig. 11.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.







Fig. 11.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10%to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.



Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width



Fig11.3. . Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



12.Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)

Environmental Test							
Test Item	Content of Test	Test Condition	Note				
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2				
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30°C 200hrs	1,2				
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs					
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1				
High Temperature/ Humidity Operation	The module should be allowed to stand at 60 °C,90%RH max	60°C,90%RH 96hrs	1,2				
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C/70°C 10 cycles					
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes					
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±6KV(contact), ±8KV(air), RS=330Ω CS=150pF 10 times	4				

Note1: No dew condensation to be observed.


Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

Note4: ESD Class C: Some performance degradation allowed. Need Power off self-recoverable.No hardware failure




13.Touch Panel Information






13.1. I2C AC Characteristics




ltem	Symbol	100kHz		400kHz		Unit
item		Min.	Max.	Min.	Max.	Onit
SCL standard mode clock frequency	FscL	0	100	0	400	kHz
Hold time (repeated) START condition.	Tuplota			0.6		
After this period, the first clock is generated.	THD;STA	4		0.6		us
LOW period of the SCL clock	TLOW	4.7		1.3		us
HIGH period of the SCL clock	THIGH	4		0.6		us
Setup time for a repeat START condition.	Tsu;sta	4.7		0.6		us
Data hold time	THD;DAT	0	3.45	0	0.9	us
Data setup time	TSU;DAT	250		100		ns
Rising time of both SDA and SCL signals	Tr		1000		300	ns
Falling time of both SDA and SCL signals	Tf		300		300	ns
Setup time for STOP condition.	Tsu;sto	4		0.6		us
Free time between STOP and START condition	TBUF	4.7		1.3		us
Pulse width of spikes which must be suppressed by input filter	Tsp			0	50	ns

13.2. Power On Sequence











14.Initial Code For Reference

1. REGISTER VALUES:

REG_HSIZE 800

REG_VSIZE 480

REG_HCYCLE 816

REG_HOFFSET 8

REG_HSYNC00

REG_HSYNC1 4

REG_VCYCLE 496

REG_VOFFSET 8

REG_VSYNC00

REG_VSYNC1 4

REG_SWIZZLE 0

REG_PCLK_POL 1

REG CSPREAD 0



Page: 1

	LCM Sample	Estimate Feedback Sheet				
Module Number:						
1 · Panel Specification :						
1. Panel Type:	□ Pass	□ NG ,				
2. View Direction:	□ Pass	□ NG ,				
3. Numbers of Dots:	□ Pass	□ NG ,				
4. View Area:	□ Pass	□ NG ,				
5. Active Area:	□ Pass	□ NG ,				
6.Operating Temperature:	□ Pass	□ NG ,				
7.Storage Temperature:	□ Pass	□ NG ,				
8.Others:						
2 · Mechanical Specification :						
1. PCB Size :	□ Pass	□ NG ,				
2.Frame Size :	□ Pass	□ NG ,				
3.Materal of Frame:	□ Pass	□ NG ,				
4.Connector Position:	□ Pass	□ NG ,				
5.Fix Hole Position:	□ Pass	□ NG ,				
6.Backlight Position:	□ Pass	□ NG ,				
7. Thickness of PCB:	□ Pass	□ NG ,				
8. Height of Frame to PCB:	□ Pass	□ NG ,				
9.Height of Module:	□ Pass	□ NG ,				
10.Others:	□ Pass	□ NG ,				
3 · Relative Hole Size :						
1.Pitch of Connector:	□ Pass	□ NG ,				
2.Hole size of Connector:	□ Pass	□ NG ,				
3.Mounting Hole size:	□ Pass	□ NG ,				
4.Mounting Hole Type:	□ Pass	□ NG ,				
5.Others:	□ Pass	□ NG ,				
4 · Backlight Specification :						
1.B/L Type:	□ Pass	□ NG ,				
2.B/L Color:	□ Pass	□ NG ,				
3.B/L Driving Voltage (Reference for LED Type):□ Pass □ NG ,						
4.B/L Driving Current:	□ Pass	□ NG ,				
5.Brightness of B/L:	□ Pass	□ NG ,				
6.B/L Solder Method:	□ Pass	□ NG ,				
7.Others:	□ Pass	□ NG ,				

>> Go to page 2 <<



Page: 2

Module Number :					
5 · Electronic Characteristics of	Module :				
1.Input Voltage:	□ Pass	□ NG ,			
2.Supply Current:	□ Pass	□ NG ,			
3.Driving Voltage for LCD:	□ Pass	□ NG ,			
4.Contrast for LCD:	□ Pass	□ NG ,			
5.B/L Driving Method:	□ Pass	□ NG ,			
6.Negative Voltage Output:	□ Pass	□ NG ,			
7.Interface Function:	□ Pass	□ NG ,			
8.LCD Uniformity:	□ Pass	□ NG ,			
9.ESD test:	□ Pass	□ NG ,			
10.Others:	□ Pass	□ NG ,			
6 · Summary :					
Sales signature :					
Customer Signature :		Date: / /			